Design of Reconfigurable Architecture for 64-Point DCT

Authors

  • 1Chinthala Geetha, 2G. Nagendra 1Chinthala Geetha, 2G.Nagendra 1Student at Vidya Jyoti Institute of Technology, Aziz Nagar, Hyderabad, India. 2Assistant Professor at Vidya Jyoti Institute of Technology, Aziz Nagar, Hyderabad, India. Abstract

Abstract

This paper presents a fully scalable reconfigurable parallel architecture for the computation of approximate DCT based on the algorithm. One uniquely interesting feature of the proposed design is that it could be configured for the computation of 32-point DCTs for parallel computation of two 16-point DCTs, four 8-point DCTs. We have proposed the computation of 64-point DCTs for parallel computation of two 32-point DCTs, four 16-point DCTs and eight 8-point DCTs. The Reconfigurable Architecture for 64-point DCT is simulated and synthesized by Xilinx 14.7.

Index Terms: DCT approximation, discrete cosine transform (DCT).

Downloads

Published

2017-12-31

How to Cite

Nagendra, 1Chinthala G. 2G. (2017). Design of Reconfigurable Architecture for 64-Point DCT. International Journal of Engineering Science and Generic Research, 3(6). Retrieved from https://www.ijesar.in/index.php/ijesar/article/view/86

Issue

Section

Articles