2 SBDTK. Fpga Implementation of High Performance Fully Pipelined Aes Algorithm Using Reversible Logic. IJESAR [Internet]. 2016Jun.30 [cited 2024Oct.6];2(3). Available from: https://www.ijesar.in/index.php/ijesar/article/view/19