Lakshmi CS, Ramarao B. Low Power BIST based Multiplier Design and Simulation using FPGA. IJESAR [Internet]. 2018Feb.3 [cited 2026Aug.22];4(1). Available from: https://www.ijesar.in/index.php/ijesar/article/view/99