Tarangini 1 AS 2 K. A Novel VLSI Architecture for Convolution using 32 bit Higher Radix Algorithm. IJESAR [Internet]. 2017Oct.30 [cited 2026Aug.24];3(5). Available from: https://www.ijesar.in/index.php/ijesar/article/view/84