2 G 1, V. Design and Implementation of Area Efficient S-Box using Combinational logic with Pipelined AES. IJESAR [Internet]. 2016Oct.30 [cited 2026Oct.4];2(5). Available from: https://www.ijesar.in/index.php/ijesar/article/view/51