Akhila G, Sultana SY. Design and Implementation of an Efficient Bist for Digital Multipliers and Radix-4 Pipelined Multiplier on FPGA. IJESAR [Internet]. 2018Jul.26 [cited 2026Aug.22];4(4). Available from: https://www.ijesar.in/index.php/ijesar/article/view/135