2, Kriti Rashmi Sinha 1, Pathloth Krishnamurthy. “Design of 64-Bit Vedic Multiplier and Square Architectures”. International Journal of Engineering Science and Generic Research 2, no. 5 (October 30, 2016). Accessed October 4, 2026. https://www.ijesar.in/index.php/ijesar/article/view/42.