Tarangini, 1 A. S. 2 K. “A Novel VLSI Architecture for Convolution Using 32 Bit Higher Radix Algorithm”. International Journal of Engineering Science and Generic Research, vol. 3, no. 5, Oct. 2017, https://www.ijesar.in/index.php/ijesar/article/view/84.