2, S. B. D. T. K. “Fpga Implementation of High Performance Fully Pipelined Aes Algorithm Using Reversible Logic”. International Journal of Engineering Science and Generic Research, vol. 2, no. 3, June 2016, https://www.ijesar.in/index.php/ijesar/article/view/19.