I. K. J. Gupta2, “Yield Enhancement Techniques of VLSI Technology”, IJESAR, vol. 2, no. 3, Jun. 2016.