S. B. D. T. K. 2, “Fpga Implementation of High Performance Fully Pipelined Aes Algorithm Using Reversible Logic”, IJESAR, vol. 2, no. 3, Jun. 2016.