G. 1, V. 2, “Design and Implementation of Area Efficient S-Box using Combinational logic with Pipelined AES”, IJESAR, vol. 2, no. 5, Oct. 2016.