[1]
Y. M. K. Patni, “A review paper on AN EFFECTIVE FULL ADDER DESIGN using different logic style for low power dissipation”, IJESAR, vol. 2, no. 3, Jun. 2016.