2, S. B. D. T. K. (2016) “Fpga Implementation of High Performance Fully Pipelined Aes Algorithm Using Reversible Logic”, International Journal of Engineering Science and Generic Research, 2(3). Available at: https://www.ijesar.in/index.php/ijesar/article/view/19 (Accessed: 15March2025).