2, G. 1, V. (2016) “Design and Implementation of Area Efficient S-Box using Combinational logic with Pipelined AES”, International Journal of Engineering Science and Generic Research, 2(5). Available at: https://www.ijesar.in/index.php/ijesar/article/view/51 (Accessed: 5October2026).