2, K. R. S. 1, P. K. (2016) “Design of 64-Bit Vedic Multiplier and Square Architectures”, International Journal of Engineering Science and Generic Research, 2(5). Available at: https://www.ijesar.in/index.php/ijesar/article/view/42 (Accessed: 5October2026).