Tarangini, 1 Akula Saritha, 2 K. 2017. “A Novel VLSI Architecture for Convolution Using 32 Bit Higher Radix Algorithm”. International Journal of Engineering Science and Generic Research 3 (5). https://www.ijesar.in/index.php/ijesar/article/view/84.