2, S. B. D. T. K. Fpga Implementation of High Performance Fully Pipelined Aes Algorithm Using Reversible Logic. International Journal of Engineering Science and Generic Research, [S. l.], v. 2, n. 3, 2016. Disponível em: https://www.ijesar.in/index.php/ijesar/article/view/19. Acesso em: 9 feb. 2026.