2, G. 1, V. Design and Implementation of Area Efficient S-Box using Combinational logic with Pipelined AES. International Journal of Engineering Science and Generic Research, [S. l.], v. 2, n. 5, 2016. Disponível em: https://www.ijesar.in/index.php/ijesar/article/view/51. Acesso em: 4 oct. 2026.