Tarangini, 1 A. S. 2 K. (2017). A Novel VLSI Architecture for Convolution using 32 bit Higher Radix Algorithm. International Journal of Engineering Science and Generic Research, 3(5). Retrieved from https://www.ijesar.in/index.php/ijesar/article/view/84