Namassivaya2, R. S. E. N. Design of 32 Bit High Speed Six Stage Pipeline RISC Processor for Convolution. IJESAR 2016, 2.