2, S. B. D. T. K. Fpga Implementation of High Performance Fully Pipelined Aes Algorithm Using Reversible Logic. IJESAR 2016, 2.