2, G. 1, V. Design and Implementation of Area Efficient S-Box Using Combinational Logic With Pipelined AES. IJESAR 2016, 2.