Tarangini, 1 A.S. 2 K. 2017. A Novel VLSI Architecture for Convolution using 32 bit Higher Radix Algorithm. International Journal of Engineering Science and Generic Research. 3, 5 (Oct. 2017).