2, K. 1, S. 2016. FPGA Realization of MUX Based FIR Filter Architecture. International Journal of Engineering Science and Generic Research. 2, 5 (Oct. 2016).